Basics of SuperSoCC

SuperSoCC stands for superconductive system of cryogenic (computing) cores. It is an essential first step toward ultimately realizing an exascale superconductive supercomputer. The DISCoVER Expedition’s goal is to build a fully operational SuperSoCC, a system composed of cryogenic compute cores and superconductive memory running together to execute applications at scale. Our program will leap beyond the existing design capability of current SCE research. Our vertically integrated team will effectively combine new technologies, circuits, architectures, interfaces, and design methodologies into a critically important demonstration vehicle. Our integrated SuperSoCC solution will support a wide range of heretofore unheard-of applications.

Thrust 1: SuperSoCC Design

Produce a SuperSoCC prototype over two design phases spanning the project duration.

Phase 1: Exploit the limited on-chip SoC memory, standard JJ devices, and existing interface technologies to design, validate, and demonstrate a SCE system.

Phase 2: Embark on the more aggressive SuperSoCC design and fabrication with continued innovations from our other research thrusts.

Cross-Phase Challenges: Tackle a variety of challenges across the two phases such as devices, circuits, architecture, memory, interfacing and software.

Thrust 2: Circuits and Architecture

  • Demonstrate the SuperSoCC successfully.
  • Develop novel circuits/architectures in support of evolving superconductor technologies.
  • Produce design techniques that support large-scale high-complexity superconductive systems.
  • Solve the long term issue of superconductor memory.
  • Tackle the development of circuits and architectures for very large scale integration (VLSI) complexity, high performance, ultra-low power superconductive systems. 

Thrust 3: Devices and Materials

  • Create accurate models of new devices for use in on-going CAD development
  • Incorporate novel materials and device structures
  • Focus on 2φ- and φ-JJs to optimize performance, manufacturability, and scalability.
  • Develop a small area, energy-efficient, non-volatile, fully addressable memory cell 
  • Demonstrate a scalable, dense RAM array with energy-efficient ‘Read’ and ‘Write’ operations free of a half-select problem.
  • Innovate multi-terminal transistor-like and nanowire-based superconductive devices primarily intended for interface circuits.

Thrust 4: Integration and Interfacing

  • Create new technologies for power and data links while considering the challenging electrical and thermo-mechanical aspects of these interface
  • Develop specialized circuitry to transfer data across and between different temperature stages
  • Apply passive integration technology to cryogenic systems
  • Evaluate material properties of the interconnect and interface components at cryogenic temperatures
  • Apply efficient, fast, and high-throughput active interface technology to transfer data between low temperature circuits and from low temperature circuits and multi-chip modules to system components operating at room temperature.

Thrust 5: Business and Socioeconomic Impacts

  • Develop and demonstrate computing systems built from superconductive electronics
  • Capable of yielding >100x improved energy efficiency compared to CMOS at iso-performance levels
  • Seminal impact on climate and green environment
  • Enable novel computing capabilities
  • Ultra-high performance computing
  • Machine learning acceleration
  • Solve hard combinatorial problems
  • Broader societal impacts
  • Accurate models of climate change effect
  • Enhanced pharmaceutical